FPGA computing systems: Partial Dynamic Reconfiguration (POK)

FPGA computing systems: Partial Dynamic Reconfiguration (POK)
Free Course
Categories
Effort
Certification
Languages
This course follows the previous one "FPGA computing systems: A Bird’s Eye View on Reconfigurable Computing". Within this context no specific background knowledge is requested. Anyone with moderate computer experience should be able to master the material
Misc

MOOC List is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

FPGA computing systems: Partial Dynamic Reconfiguration (POK)
The course introduces students to the concept of Reconfigurable FPGA-based Systems, by discussing their overall architecture and companion design flows. The goal is to present to the students the methodological approaches for the design of such systems, showing also real industrial tools, examples and common practices.

MOOC List is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

This series of courses introduces students to the concept of Reconfigurable FPGA-based Systems, by discussing their overall architecture and companion design flows. The goal is to present to the students the methodological approaches for the design of such systems, showing also real industrial tools, examples and common practices.




New application domains demand ever increasing adaptability and performance. In order to cope with changing user requirements, improvements in system features, changing protocol and data-coding standards, and demands for support of a variety of different user applications, many emerging applications in communication, computing and consumer electronics demand that their functionality stays flexible after the system has been manufactured. Reconfigurable Systems-on-a-Chips (SoCs) employing different microprocessor cores and different types of reconfigurable fabrics are one attractive solution for these domains. The increasing prominence of reconfigurable devices within such systems requires HW/SW co-design for SoCs to address the trade-off between software execution and reconfigurable hardware acceleration. Dynamic reconfiguration capabilities of current reconfigurable devices create an additional dimension in the temporal domain. During the design space exploration phase, overheads associated with reconfiguration and hardware/software interfacing need to be evaluated carefully in order to harvest the full potential of dynamic reconfiguration.

The course will introduce the student with the concept of reconfigurability in FPGAs, presenting the available mechanisms and technologies at the device level and the tools and design methodologies required to design reconfigurable FPGA-based systems. The course will present the different aspects of the design of FPGA-based reconfigurable systems, focusing in particular on dynamically self-reconfigurable systems. The design methodologies and tools required to design a dynamically-reconfigurable system will be introduced and described, together with the problems that need to be considered.

After this course you will be able to:

- describe why reconfigurable computing can be seen as an extension of the HW/SW codesign;

- illustrate the reconfigurable computing “taxonomy”;

- summarize the main concepts/terms introduced with respect to a reconfigurable computing scenario;

- understand how a design flow to design and implement a reconfigurable system is working.

Once a student completes this course, he will be ready to take more advanced FPGA courses.



MOOC List is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

Free Course
This course follows the previous one "FPGA computing systems: A Bird’s Eye View on Reconfigurable Computing". Within this context no specific background knowledge is requested. Anyone with moderate computer experience should be able to master the material

MOOC List is learner-supported. When you buy through links on our site, we may earn an affiliate commission.